←back to thread

224 points mshockwave | 2 comments | | HN request time: 0s | source
Show context
alephnerd ◴[] No.44502181[source]
Interesting but complementary foray into owning the end-to-end pipeline of chip design, fabrication, and packaging - especially for embedded use cases.

MIPS has also hitched it's horse to RISC-V now, and I am seeing a critical mass of talent and capital forming in that space.

replies(2): >>44502288 #>>44503638 #
kragen ◴[] No.44502288[source]
The critical mass of talent and capital forming in the RISC-V space happened in 02019 at Alibaba: https://www.cnx-software.com/2019/07/27/alibaba-unveils-xuan...

AFAIK MIPS still hasn't shipped a high-end processor competitive with the XuanTie 910 that article is about. And I think the billions of RISC-V microcontroller cores that have shipped already (10 billion as of 02022 according to https://wccftech.com/x86-arm-rival-risc-v-architecture-ships...) are also mostly not from MIPS.

replies(4): >>44502616 #>>44502618 #>>44503499 #>>44504041 #
Findecanor ◴[] No.44504041[source]
It was some time ago that MIPS did announce that they had competitive RISC-V cores and had signed customers for them: LG and in the automotive sector. I'd think those should be taped out by now, but who knows...

I think the C910 looks better on paper than it performs in practice. I hope that isn't the case for MIPS.

replies(1): >>44504072 #
kragen ◴[] No.44504072[source]
Do you have any details?
replies(2): >>44504116 #>>44504882 #
monocasa ◴[] No.44504882{4}[source]
Adding to what was said, it also suspiciously looks like a MIPS core with a RISC-V frontend strapped to it sort of like Qualcomm did with their Nuvia AArch64 core. Particularly stuff like the soft fill TLB from m-mode looks just like MIPS coprocessor 0.
replies(2): >>44504956 #>>44505019 #
kragen ◴[] No.44505019{5}[source]
Yeah, my understanding was that shipping a high-performance MIPS core with RISC-V instruction decoding was precisely their plan. It sounded like a pretty good plan, really. But did they manage to actually ship one? Did you get a look at a datasheet?
replies(1): >>44507255 #
1. monocasa ◴[] No.44507255{6}[source]
No datasheet, but their commits to opensbi have been extremely enlightening wrt s and m modes.
replies(1): >>44507311 #
2. kragen ◴[] No.44507311[source]
Aha! I never would have thought to look there!