←back to thread

126 points bundie | 1 comments | | HN request time: 0.301s | source
Show context
csense ◴[] No.44459751[source]
Can you write a kernel patch / driver to trap the unsupported instructions and provide software implementations?
replies(2): >>44459767 #>>44461893 #
Findecanor ◴[] No.44461893[source]
The profile includes not just additional instructions but also architectural requirements that can't be emulated. The size of cache lines and reservation sets must be 64 bytes (there is no instruction to query it, like there is on ARM). Data-independent execution latency is important for protecting cryptography against timing attacks.

Those were already in RVA22, and the difference from that to RVA23 could probably be emulated with traps though.

However, I think that some of the new instructions in RVA23 may potentially become very common in some binaries later on and could possibly trap so often that they would slow down those programs considerably.

replies(2): >>44464709 #>>44465260 #
1. bobmcnamara ◴[] No.44464709[source]
> The size of cache lines and reservation sets must be 64 bytes (there is no instruction to query it, like there is on ARM)

Thank goodness. What a colossal PITA trying to account for that across cluster switches.