←back to thread

204 points WithinReason | 2 comments | | HN request time: 0s | source
Show context
taneq ◴[] No.40712220[source]
GT/s = gigatranfers per second.
replies(1): >>40712523 #
8n4vidtmkvmk ◴[] No.40712523[source]
What's a transfer? That like a packet or a single bit?
replies(4): >>40712584 #>>40712629 #>>40712638 #>>40714329 #
Arnavion ◴[] No.40712584[source]
One bit, but it's a bit of the underlying signal layer which has a 1-2% redundancy over the actual data. PCIe 2.0 and earlier encode 8b data in 10b signal. 3.0 to 5.0 encode 128b data in 130b signal. 6.0 and 7.0 do a more complicated thing: https://pcisig.com/blog/pcie%C2%AE-60-specification-webinar-...

Also the speed is per lane, eg an x8 slot / port / device is called that because it has 8 lanes, which all transfer in parallel.

replies(4): >>40712626 #>>40713642 #>>40714334 #>>40715086 #
Dylan16807 ◴[] No.40713642[source]
> it's a bit of the underlying signal layer which has a 1-2% redundancy over the actual data. PCIe 2.0 and earlier encode 8b data in 10b signal. 3.0 to 5.0 encode 128b data in 130b signal. 6.0 and 7.0 do a more complicated thing

Though the exact details of the overhead don't matter very much. They add 6% extra bits, good enough.

The part I want to call out as complicated/confusing is that a PCIe 7.0 lane puts out a voltage 64 billion times per second, but because each voltage is based on two bits that counts as 128 billion "transfers".

replies(1): >>40714256 #
1. loeg ◴[] No.40714256[source]
Yeah, the overhead isn't a big deal now that the overhead is single digit. Back when it was 20% in PCIe 2 it was a much bigger discrepancy.
replies(1): >>40714333 #
2. Dylan16807 ◴[] No.40714333[source]
Back then they were adding the overhead on top of the baseline speed, not subtracting it. With 1 and 2 you got the full 1/4 and 1/2 gbps of data per lane, but then 3 was only .985 instead of 1. So I'd argue that 6% for PCIe 6 and 7 is the most meaningful the overhead has ever been.