I had a couple senior FPGA classes with a JPL engineer who had worked on F-Prime, it was awesome to see the project and learn embedded from it. I think he suffered layoffs shortly thereafter when JPL did a big RIF. I'm grateful they put such work into it and make it public, their support is a significant part of the curriculum at the upper division computer engineering where I went.