The input is roughly serial, so it takes a massive serial to parallel conversion.
The input is roughly serial, so it takes a massive serial to parallel conversion.
Look at the connector pinout of the panel itself. There's only 50 pins or so, and a lot of them are grounds. Whether the scaler-to-panel format is eDP, or LVDS (FPD-Link), or V-by-One, it's all still differential serial lanes at that point.
Around the perimeter of the panel, then, are the actual TCON and row/column driver chips, bonded right to the ITO traces on the glass, flip-chip-on-glass style. These have an outrageous number of pins, and directly connect to the gate (row) and source (column) traces. It's here that the serial becomes parallel, and the next stop is the transistors themselves (hence the MOSFET signal terminology of gate and source) in the individual pixels.
Older displays would have basically a bunch of serial-to-parallel register chips with each one's SO connected to the next one's SI. I ran across a fasincating video of replacing a bad chip in such a display, which happens to be gas plasma so the voltages involved are also pretty high too: