I appreciate the nm discussion. So often people bash larger process nodes but the wider gates are often/always better at static power consumption, and mature lithographies mean more research into optimization. It's not just smaller = better. My understanding is that smaller nodes reduce dynamic power due to lower gate capacitance (because the fet is just smaller), but there's a lot to the story, like architecture as mentioned.