> For many years, RDMA
NICs could cache the state for only a few hundred connections; if the number of active connections exceeded the cache
size, information had to be shuffled between host memory and
the NIC, with a considerable loss in performance.
A massively parallel task? Sounds like something doable with GPGPU.
replies(2):