←back to thread

700 points elipsitz | 1 comments | | HN request time: 0.001s | source
Show context
synergy20 ◴[] No.41192422[source]
You can pick either ARM cores or RISC-V cores on the same die? Never saw design like this before. Will this impact price and power consumption?

"The Hazard3 cores are optional: Users can at boot time select a pair of included Arm Cortex-M33 cores to run, or the pair of Hazard3 cores. Both options run at 150 MHz. The more bold could try running one RV and one Arm core together rather than two RV or two Arm.

Hazard3 is an open source design, and all the materials for it are here. It's a lightweight three-stage in-order RV32IMACZb* machine, which means it supports the base 32-bit RISC-V ISA with support for multiplication and division in hardware, atomic instructions, bit manipulation, and more."

replies(4): >>41193048 #>>41193435 #>>41193928 #>>41197487 #
bri3d ◴[] No.41193048[source]
This "switchable cores" thing has been appearing in some products for a few years now, for example Sipeed SG2002 (LicheeRV). The area occupied by the actual instruction core is usually pretty small compared to peripherals and internal memories.
replies(1): >>41193523 #
zer00eyz ◴[] No.41193523[source]
The MilkV Duo also has this feature I believe... https://milkv.io/duo
replies(1): >>41195854 #
1. Teknoman117 ◴[] No.41195854[source]
It's the same SoC as the LicheeRV (SG2002)