It's worth being clear about what Cadence are announcing here (Cadence sells VLSI tooling and libraries) - they have 2 things:
- cells for a chip to send/receive at 128Gb/s - this solution requires 8 of them running in parallel (like 8 PCIe lanes) - a module that takes 8 lanes in/out and drives/receives a single fiber